We are excited to announce the expansion of our R&D team as we accelerate the development of the Neuron product line, a cutting-edge high-speed processing platform designed for next-generation performance.
The Neuron platform features advanced 400Gb interfaces, dual FPGAs, and a dual-core ARM processor running Linux, serving as the backbone for our innovative audio and video processing solutions.
These include industry-leading products such as Bridge, Convert, Protect, Compress, Shuffle, and View, which are transforming the way media is processed and delivered.
To support this ambitious growth, we are establishing a new agile R&D team in Porto, Portugal, which will work in close collaboration with our existing teams in Gilze, the Netherlands.
As a Senior Digital Design Engineer with Technical Leadership Capabilities, you will play a pivotal role in driving the technical direction of key projects, providing guidance to engineers, and ensuring the delivery of high-quality digital design solutions that meet the demands of our rapidly evolving product ecosystem.
Job Description Technical Leadership: Provide technical guidance and mentorship to junior engineers, helping to resolve complex design challenges and ensure best practices are followed across the team.
Architecture & Design: Lead the architecture and design of high-performance digital systems, leveraging your deep expertise in FPGA development, embedded systems, and high-speed interfaces.
Collaboration: Work closely with cross-functional teams across multiple locations to ensure seamless integration and alignment on project goals, fostering a culture of innovation and continuous improvement.
Full Product Lifecycle: Contribute to all stages of the product lifecycle, from concept and design through to implementation, testing, and optimization, ensuring timely delivery of milestones.
Problem Solving: Troubleshoot and resolve complex technical issues, ensuring robust, scalable, and efficient digital designs that adhere to strict quality and performance standards.
Technology Trends: Stay at the forefront of advancements in FPGA and digital design, bringing new ideas, methodologies, and approaches to the team to maintain our competitive edge.
Profile Bachelor or Master degree in computer science or equivalent.
Proven experience as a Senior Digital Design Engineer, with a strong background in FPGA development, embedded systems, and high-speed digital design.
Demonstrated ability to provide technical leadership, guiding and mentoring engineers in solving complex design challenges and improving overall team performance.
Expertise in designing high-speed digital systems, with hands-on experience in hardware description languages (e.G., VHDL, Verilog) and the Xilinx and/or Altera toolchain.
Familiarity with ARM-based processors and Linux environments.
Experience working with high-speed interfaces (e.G., 400Gb Ethernet) and a deep understanding of signal integrity, timing constraints, and system-level design.
Strong problem-solving abilities, with creativity, out-of-the-box thinking and a focus on delivering robust, scalable, and efficient solutions.
Experience with Agile / SAFE development methods and tools (e.G., Jira, CI, Gitlab) is an asset.
Excellent communication and interpersonal skills, with the ability to collaborate effectively in a global, multi-site environment.
Aligned with EVS values: Innovation, Passion, Excellence, Agility, Accountability, Teamwork, and Customer Success.
Languages: Portuguese, Dutch or French is considered as an asset.
Offer Becoming Part of the EVS Team not only means that you will receive a competitive salary in line with your skills and the market, but also a range of other additional wellness and healthcare benefits.
Our flexible schedules and hybrid way of working (homeworking) policies will help you preserve your work-life balance.
EVS will give you the tools to develop your skills and your career by providing opportunities for internal mobility and a wide range of trainings.
We encourage our motivated talents with a friendly, lively, and inclusive environment.
#J-18808-Ljbffr