Emprego
Meus anúncios
Meus alertas email de emprego
Fazer login
Encontrar um emprego Fichas de empresas
Procurar

Asic digital design, staff engineer

Porto
Synopsys, Inc.
Design
Anunciada dia 26 junho
Descrição

About us
At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security.
If you share our passion for innovation, we want to meet you. Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world's broadest portfolio of silicon IP—predesigned blocks of memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities, meet unique performance, power, and size requirements of their target applications, and get differentiated products to market quickly with reduced risk.
Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts in several fields. The candidate will be involved in the specify, design and implement phases of state-of-the-art products.
Key responsibilities:

1. Study standard specifications published by JEDEC;
2. Define micro architecture at block level based on IP architecture;
3. Work on RTL design based on predefined coding style, SVA is included;
4. Clean RTL check violations in lint, CDC, DFT and synthesis;
5. Run block level test to speed up IP verification;
6. Work with verification to debug and fix RTL issues;
7. Check synthesis timing and improve RTL design if required;

Required Skills:

1. Around 5 years of relevant IP design experience;
2. Desire to learn and explore new technologies;
3. Demonstrates good investigation and problem-solving skills;
4. Be familiar with IP design flow and good at RTL design;
5. Solid RTL debug capability;
6. Knowledge in HBM/DDR and interface technologies such as UCie, PCIe, USB is a plus;
7. Knowledge in FrontEnd and/or BackEnd synthesis is a plus;

Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Inclusion and Diversity:
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
#J-18808-Ljbffr

Se candidatar
Criar um alerta
Alerta activado
Salva
Salvar
Oferta parecida
Designer
Gondomar
MAGEVI
Design
Oferta parecida
Senior steel structures designer
Matosinhos
BERD - Bridge Engineering Research & Design
Design
Oferta parecida
Architect & design sales manager
Porto
COSENTINO
Design
Ofertas parecidas
Emprego Cultura em Porto
Emprego Porto
Emprego Distrito de Porto
Página principal > Emprego > Emprego Cultura > Emprego Design > Emprego Design em Porto > ASIC Digital Design, Staff Engineer

Jobijoba Portugal

Encontre ofertas

  • Ofertas de emprego por função
  • Pesquisa de ofertas de emprego por sector
  • Empregos por empresas
  • Empregos por localização

Contacto / Parceria

  • Entre em contacto
  • Publique as suas ofertas no site Jobijoba

Menções legais - Menções legais e termos de utilização - Política de dados - Gerir os meus cookies - Acessibilidade: Não conforme

© 2025 Jobijoba Portugal - Todos os direitos reservados

Se candidatar
Criar um alerta
Alerta activado
Salva
Salvar