Design and optimize hardware architecture for AI acceleration platforms, focusing on memory design, networking, and system integration.
