Develops cutting-edge AI SoCs by handling all ASIC Physical Design stages from RTL to GDS, including synthesis, place and route, timing analysis, and verification.
